View FSA3157B12_4724475.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

may 2012 ? 2007 fairchild semiconductor corporation www.fairchildsemi.com fsa3157b ? rev. 1.0.4 fsa3157b ? low-voltage spdt analog switch or 2:1 multiplexer / de-multiplexer bus switch fsa3157b low-voltage spdt analog switch or 2:1 multiplexer / de-multiplexer bus switch features ? useful in both analog and digital applications ? ultra-small, micropak? leadless package ? low on resistance: <10 ? typical at 3.3v v cc ? broad v cc operating range: 1.65v to 5.5v ? rail-to-rail signal handling ? power-down, high-impedance control input ? over-voltage tolerance of control input to 7.0v ? break-before-make enable circuitry ? 250mhz, 3db bandwidth description the fsa3157b is a high-performance, single-pole / double-throw (spdt) analog switch or 2:1 multiplexer / de-multiplexer bus switch. the device is fabricated with advanced sub-micron cmos technology to achieve high-speed enable and disable times and low on resi stance. the break-before- make select circuitry prev ents disruption of signals on the b port due to both sw itches temporarily being enabled during select pin switching. the device is specified to operate over the 1.65 to 5.5v v cc operating range. the control input tole rates voltages up to 5.5v, independent of the v cc operating range. ordering information part number operating temperature range top mark package packing method fsa3157bl6x -40 to +85c 7g 6- lead, micropak? 1.0mm wide package 5000 units on tape and reel fsa3157bfhx -40 to +85c 7g 6-lead, mi cropak2?, 1x1mm body, .35mm pitch 5000 units on tape and reel
? 2007 fairchild semiconductor corporation www.fairchildsemi.com fsa3157b ? rev. 1.0.4 2 fsa3157b ? low-voltage spdt analog switch or 2:1 multiplexer / de-multiplexer bus switch analog symbols figure 1. logic symbol figure 2. analog symbol pin configuration figure 3. pad assignments function table input (s) function logic level low b 0 connected to a logic level high b 1 connected to a pin descriptions pin# name description 1 b 1 data ports 2 gnd ground 3 b 0 data ports 4 a data ports 5 v cc power supply 6 s control input
? 2007 fairchild semiconductor corporation www.fairchildsemi.com fsa3157b ? rev. 1.0.4 3 fsa3157b ? low-voltage spdt analog switch or 2:1 multiplexer / de-multiplexer bus switch absolute maximum ratings stresses exceeding the absolute maximum ra tings may damage the device. the device may not function or be operable above the recommended operating conditions and stressing t he parts to these levels is not reco mmended. in addition, extended exposure to stresses above the recommended operating conditions may affect dev ice reliability. the absolute maximum ratings are stress ratings only. symbol parameter min. max. unit v cc supply voltage -0.5 7.0 v v s dc switch voltage (1) -0.5 v cc +0.5 v v in dc input voltage (1) -0.5 7.0 v i ik dc input diode current at v in < 0v -50 ma i out dc output current 128 ma i cc/ignd dc v cc or ground current 100 ma t stg storage temperature range -65 +150 c t j junction temperature under bias +150 c t l junction lead temperature (sol dering, 10 seconds) +260 c p d power dissipation at +85c 180 mw esd electrostatic discharge capability human body model, jesd22-a114 5 kv note : 1. input and output negative voltage ratings may be exceeded if input and output diode current ratings are observed. recommended operating conditions the recommended operating conditions tabl e defines the conditions for actual device operation. recommended operating conditions are specified to ens ure optimal performance to the datasheet specif ications. fairchild does not recommend exceeding them or designing to absolute maximum ratings. symbol parameter min. max. unit v cc supply voltage oper ating 1.65 5.50 v v in control input voltage (2) 0 v cc v v in switch input voltage (2) 0 v cc v v out output voltage (2) 0 v cc v t a operating temper ature -40 +85 c t r , t f input rise and fall time control input v cc =2.3v?3.6v 0 10 ns/v control input v cc =4.5v?5.5v 0 5 note : 2. control input must be held high or low; it must not float.
? 2007 fairchild semiconductor corporation www.fairchildsemi.com fsa3157b ? rev. 1.0.4 4 fsa3157b ? low-voltage spdt analog switch or 2:1 multiplexer / de-multiplexer bus switch electrical characteristics symbol parameter conditions v cc (v) t a =+25c t a =-40 to +85c units min. typ. max. min. max. v ih high level input voltage 1.65 to 1.95 0.75v cc 0.75v cc v 2.30 to 5.50 0.7v cc 0.7v cc v il low level input voltage 1.65 to 1.95 0.25v cc 0.25v cc v 2.30 to 5.50 0.3v cc 0.3v cc i in input leakage current 0 ? v in ? 5.5v 0 to 5.50 0.05 0.1 1 a i off off state leakage current 0 ? a, b ? v cc 1.65 to 5.50 0.05 0.1 1 a r on switch on resistance (3) v in =0v, i o =30ma 4.50 3.0 7.0 7.0 ?? v in =2.4v, i o =?30ma 5.0 12.0 12.0 v in =4.5v, i o =?30ma 7.0 15.0 15.0 v in =0v, i o =24ma 3.00 4.0 9.0 9.0 v in =3v, i o =?24ma 10.0 20.0 20.0 v in =0v, i o =8ma 2.30 5.0 12.0 12.0 v in =2.3v,i o =?8ma 13.0 30.0 30.0 v in =0v, i o =4ma 1.65 6.5 20.0 20.0 v in =1.65v, i o =?4ma 17.0 50.0 50.0 i cc quiescent supply current: all channels on or off v in =v cc or gnd i out =0 5.50 1 10 a analog signal range v cc 0 v cc 0 v cc v r range on resistance over signal range (3,7) i a =?30ma, 0 ? v bn ? v cc 4.50 25 ? i a =?24ma, 0 ? v bn ? v cc 3.00 50 i a =?8ma, 0 ? vbn ? v cc 2.30 100 i a =?4ma, 0 ? v bn ? v cc 1.65 300 ? r on on resistance match between channels (3,4) i a =?30ma, v bn =3.15 4.50 0.15 ? i a =?24ma, v bn = 2.1 3.00 0.20 i a =?8ma, v bn =1.6 2.30 0.50 i a =?4ma, v bn =1.15 1.65 0.50 r flat on resistance flatness (3,4,6) i a =?30ma, 0 ? v bn ? v cc 5.00 6 ? i a =?24ma, 0 ? v bn ? v cc 3.00 12 i a =?8ma, 0 ? v bn ?? v cc 2.50 28 i a =?4ma, 0 ? v bn ? v cc 1.80 125 notes : 3. measured by the voltage drop between the a and b pins at the i ndicated current through the switch. on resistance is determined by the lower of the voltages on the two (a or b ports). 4. parameter is characterized, but not tested in production. 5. ? r on = r on maximum ? r on minimum measured at identical v cc , temperature, and voltage levels. 6. flatness is defined as the diffe rence between the maximum and minimum value of on resistance over the specified range of conditions. 7. guaranteed by design.
? 2007 fairchild semiconductor corporation www.fairchildsemi.com fsa3157b ? rev. 1.0.4 5 fsa3157b ? low-voltage spdt analog switch or 2:1 multiplexer / de-multiplexer bus switch ac electrical characteristics symbol parameter conditions v cc (v) t a =+25c t a =-40 to +85c units figure min. typ. max. min. max. t plh , t plh propagation delay bus-to-bus (8) v in =open 1.65 to 1.95 3.5 3.5 ns figure 10 figure 11 2.30 to 2.70 1.2 1.2 3.00 to 3.60 0.8 0.8 4.05 to 5.50 0.3 0.3 t pzl , t pzh output enable time turn-on time (a to b n ) v in =2x v cc for t pzl v in =0v for t pzh 1.65 to 1.95 7.0 23.0 24.0 ns figure 10 figure 11 2.30 to 2.70 3.5 13.0 14.0 3.00 to 3.60 2.5 6.9 7.6 4.50 to 5.50 1.7 5.2 5.7 t plz , t phz output disable time turn-off time (a port to b port) v in =2x v cc for t plz v in =0v for t phz1 1.65 to 1.95 3.0 12.5 13.0 ns figure 10 figure 11 2.30 to 2.70 2.0 7.0 7.5 3.00 to 3.60 1.5 5.0 5.3 4.50 to 5.50 0.8 3.5 3.8 t bbm break-before-make time (9) 1.65 to 1.95 0.5 0.5 ns figure 12 2.30 to 2.70 0.5 0.5 3.00 to 3.60 0.5 0.5 4.50 to 5.50 0.5 0.5 q charge injection (9) c l =0.1nf, v gen =0v 5.00 7 pc figure 13 r gen =0 ? 3.30 3 oirr off isolation (10) r l =50 ? , f=10mhz 1.65 to 5.50 -57 db figure 14 xtalk crosstalk r l =50 ? , f=10mhz 1.65 to 5.50 -54 figure 15 bw -3db bandwidth r l =50 ? 1.65 to 5.50 250 db figure 18 thd total harmonic distortion (9) r l =600 ?? 0.5v pp , f=600hz to 20khz 5.00 .011 % notes : 8. this parameter is guaranteed by des ign, but not tested. the bus switch contributes no pr opagation delay other than the rc delay of the on resistanc e of the switch and the 50pf load capacitance when driven by an ideal voltage source (zero output impedance). 9. guaranteed by design. 10. off isolation = 20 log 10 [v a / v bn ]. capacitance t a = +25c, f=1mhz. capacitance is charac terized, but not tested in production. symbol parameter conditions typical units figure c in control pin input capacitance v cc =0v 2.3 pf c io-b b port off capacitance v cc =5.0v 6.5 pf figure 16 c ioa-on a port capacitance, switch enabled v cc =5.0v 18.5 pf figure 17
? 2007 fairchild semiconductor corporation www.fairchildsemi.com fsa3157b ? rev. 1.0.4 6 fsa3157b ? low-voltage spdt analog switch or 2:1 multiplexer / de-multiplexer bus switch typical performance characteristics figure 4. off isolation, v cc -1.65v figure 5. off isolation, v cc -5.5v figure 6. crosstalk, v cc =1.65v figure 7. crosstalk, v cc =5.5v figure 8. bandwidth, v cc =1.65v figure 9. bandwidth, v cc =5.5v
? 2007 fairchild semiconductor corporation www.fairchildsemi.com fsa3157b ? rev. 1.0.4 7 fsa3157b ? low-voltage spdt analog switch or 2:1 multiplexer / de-multiplexer bus switch ac loading and waveforms figure 10. ac test circuit figure 11. ac waveforms figure 12. break-before-make interval timing
? 2007 fairchild semiconductor corporation www.fairchildsemi.com fsa3157b ? rev. 1.0.4 8 fsa3157b ? low-voltage spdt analog switch or 2:1 multiplexer / de-multiplexer bus switch ac loading and waveforms (continued) figure 13. charge injection test figure 14. off isolation figure 15. crosstalk figure 16. channel off capacitance figure 17. channel on capacitance figure 18. bandwidth
? 2007 fairchild semiconductor corporation www.fairchildsemi.com fsa3157b ? rev. 1.0.4 9 fsa3157b ? low-voltage spdt analog switch or 2:1 multiplexer / de-multiplexer bus switch physical dimensions 2. dimensions are in millimeters 1. conforms to jedec sta ndard m0-252 variation uaad 4. filename and re vision: mac06arev4 notes: 3. drawing conforms to asme y14.5m-1994 top view recommened land pattern bottom view 1.45 1.00 a b 0.05 c 0.05 c 2x 2x 0.55max 0.05 c (0.49) (1) (0.75) (0.52) (0.30) 6x 1x 6x pin 1 detail a 0.075 x 45 chamfer 0.25 0.15 0.35 0.25 0.40 0.30 0.5 (0.05) 1.0 5x detail a pin 1 terminal 0.40 0.30 0.45 0.35 0.10 0.00 0.10 cba 0.05 c c 0.05 c 0.05 0.00 5x 5x 6x (0.13) 4x 6x pin 1 identifier (0.254) 5. pin one identifier is 2x length of any 5 other line in the mark code layout. figure 19. 6-lead, micropak? 1.0mm wide package package drawings are provided as a servic e to customers considering fairchild co mponents. drawings may change in any manner without notice. please note the revision and/or date on the drawi ng and contact a fairchild semiconductor representative to ver ify or obtain the most recent revision. package specifications do not expand the terms of fairchild?s worldwide terms and conditions, specifically the warranty therein, which covers fairchild products . always visit fairchild semiconductor?s online pack aging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/ . tape and reel specifications please visit fairchild semiconductor?s online packaging area for the most re cent tape and reel specifications: http://www.fairchildsemi.com/products/logic/pdf/micropak_tr.pdf . package designator tape section cavity number cavity status cover type status l6x leader (start end) 125 (typical) empty sealed carrier 5000 filled sealed trailer (hub end) 75 (typical) empty sealed
? 2007 fairchild semiconductor corporation www.fairchildsemi.com fsa3157b ? rev. 1.0.4 10 fsa3157b ? low-voltage spdt analog switch or 2:1 multiplexer / de-multiplexer bus switch physical dimensions 1.00 b. dimensions are in millimeters. c. dimensions and tolerances per asme y14.5m, 1994 notes: a. complies to jedec mo-252 standard 0.05 c a b 0.55max 0.05 c c 0.35 0.09 0.19 123 0.35 0.25 5x 6x detail a 0.60 (0.08) 4x (0.05) 6x 0.40 0.30 0.075x45 chamfer 5x 0.40 0.35 1x 0.45 6x 0.19 top view bottom view 0.66 0.10 cba .05 c 0.89 pin 1 0.05 c 2x 2x 1.00 d. landpattern recommendation is based on fsc e. drawing filename and revision: mgf06arev3 0.52 0.73 0.57 0.20 6x 1x 5x recommended land pattern for space constrained pcb detail a pin 1 lead scale: 2x alternative land pattern for universal application design. 0.90 min 250um 6 54 0.35 (0.08) 4x side view figure 20. 6-lead, micropak2?, 1x1mm body, .35mm pitch package drawings are provided as a servic e to customers considering fairchild co mponents. drawings may change in any manner without notice. please note the revision and/or date on the drawi ng and contact a fairchild semiconductor representative to ver ify or obtain the most recent revision. package specifications do not expand the terms of fairchild?s worldwide terms and conditions, specifically the warranty therein, which covers fairchild products. always visit fairchild semiconductor?s online pack aging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/ . tape and reel specifications please visit fairchild semiconductor?s online packaging area for the most re cent tape and reel specifications: http://www.fairchildsemi.com/packaging/micropak2_6l_tr.pdf . package designator tape section cavity number cavity status cover type status fhx leader (start end) 125 (typical) empty sealed carrier 5000 filled sealed trailer (hub end) 75 (typical) empty sealed
? 2007 fairchild semiconductor corporation www.fairchildsemi.com fsa3157b ? rev. 1.0.4 11 fsa3157b ? low-voltage spdt analog switch or 2:1 multiplexer / de-multiplexer bus switch

▲Up To Search▲

Price & Availability of FSA3157B12

	To Download FSA3157B12 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .